Home > Research > Publications & Outputs > Memory Efficient FPGA Implementation of QC-LDPC...
View graph of relations

Memory Efficient FPGA Implementation of QC-LDPC Codes Decoder

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSNConference contribution/Paperpeer-review

Published
Close
Publication date07/2007
Host publication9th International Symposium on Communication Theory and Applications
Place of PublicationLancaster
PublisherHW Communications
<mark>Original language</mark>English