Home > Research > Publications & Outputs > An approach to realistic fault prediction and l...

Research

Associated organisational unit

View graph of relations

An approach to realistic fault prediction and layout design for testability in analogue circuits.

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSN › Chapter

Published

Standard

An approach to realistic fault prediction and layout design for testability in analogue circuits. / Prieto, J.; Richardson, A. M. D.; Rueda, A. et al.
Proceedings of the conference on design, automation and test in Europe. Paris, 1998. p. 906-912.

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSN › Chapter

Harvard

Prieto, J, Richardson, AMD, Rueda, A & Grout, I 1998, An approach to realistic fault prediction and layout design for testability in analogue circuits. in Proceedings of the conference on design, automation and test in Europe. Paris, pp. 906-912.

APA

Prieto, J., Richardson, A. M. D., Rueda, A., & Grout, I. (1998). An approach to realistic fault prediction and layout design for testability in analogue circuits. In Proceedings of the conference on design, automation and test in Europe (pp. 906-912).

Vancouver

Prieto J, Richardson AMD, Rueda A, Grout I. An approach to realistic fault prediction and layout design for testability in analogue circuits. In Proceedings of the conference on design, automation and test in Europe. Paris. 1998. p. 906-912

Author

Prieto, J. ; Richardson, A. M. D. ; Rueda, A. et al. / An approach to realistic fault prediction and layout design for testability in analogue circuits. Proceedings of the conference on design, automation and test in Europe. Paris, 1998. pp. 906-912

Bibtex

@inbook{ec2218b5396442c185fc2c5cacfef0d2,
title = "An approach to realistic fault prediction and layout design for testability in analogue circuits.",
author = "J. Prieto and Richardson, {A. M. D.} and A. Rueda and I. Grout",
year = "1998",
language = "English",
pages = "906--912",
booktitle = "Proceedings of the conference on design, automation and test in Europe",

}

RIS

TY - CHAP

T1 - An approach to realistic fault prediction and layout design for testability in analogue circuits.

AU - Prieto, J.

AU - Richardson, A. M. D.

AU - Rueda, A.

AU - Grout, I.

PY - 1998

Y1 - 1998

M3 - Chapter

SP - 906

EP - 912

BT - Proceedings of the conference on design, automation and test in Europe

CY - Paris

ER -