Submitted manuscript, 1.55 MB, PDF document
Available under license: CC BY-NC-ND
Research output: Contribution to conference - Without ISBN/ISSN › Conference paper › peer-review
Research output: Contribution to conference - Without ISBN/ISSN › Conference paper › peer-review
}
TY - CONF
T1 - The application of neuMOS transistors to enhanced Built-in Self-Test (BIST) and product quality
AU - Richardson, Andrew
AU - Nicholson, Richard
PY - 1999/6/18
Y1 - 1999/6/18
N2 - The neuMOS transistor is a comparatively new device developed in 1991 at Tohoku University, Japan, which is currently showing great promise in the direction of enhanced circuit functionality, particularly in Neural Network applications. In this paper we examine the possibilities of applying the inherent enhanced functionality of the neuMOS transistor to analogue and digital BIST. A novel concept is introduced which can extend existing sw-opamp structures. Finally, potential outgoing quality enhancement in VLSI neuMOS circuits over the CMOS equivalents are considered.
AB - The neuMOS transistor is a comparatively new device developed in 1991 at Tohoku University, Japan, which is currently showing great promise in the direction of enhanced circuit functionality, particularly in Neural Network applications. In this paper we examine the possibilities of applying the inherent enhanced functionality of the neuMOS transistor to analogue and digital BIST. A novel concept is introduced which can extend existing sw-opamp structures. Finally, potential outgoing quality enhancement in VLSI neuMOS circuits over the CMOS equivalents are considered.
M3 - Conference paper
SP - 257
EP - 261
T2 - 5th IEEE International Mixed Signal Testing Workshop
Y2 - 15 June 1999 through 18 June 1999
ER -