Results for Xilinx Virtex-E FPGA

Publications & Outputs

1. Area-efficient high-speed 3D DWT processor architecture

   Jiang, M. & Crookes, D., 26/04/2007, In: Electronics Letters. 43, 9, p. 502-503 2 p.

   Research output: Contribution to Journal/Magazine › Journal article › peer-review