Home > Research > Publications & Outputs > Assert use and defectiveness in industrial code

Electronic data

  • ISSRE_2017_Industry_Track_paper_6

    Rights statement: ©2017 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

    Accepted author manuscript, 269 KB, PDF document

    Available under license: CC BY-NC: Creative Commons Attribution-NonCommercial 4.0 International License

Links

Text available via DOI:

View graph of relations

Assert use and defectiveness in industrial code

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSNConference contribution/Paperpeer-review

Published
Close
Publication date14/11/2017
Host publicationProceedings - 2017 IEEE 28th International Symposium on Software Reliability Engineering Workshops, ISSREW 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages20-23
Number of pages4
ISBN (Electronic)9781538623879
<mark>Original language</mark>English
Event28th IEEE International Symposium on Software Reliability Engineering Workshops, ISSREW 2017 - Toulouse, France
Duration: 23/10/201726/10/2017

Conference

Conference28th IEEE International Symposium on Software Reliability Engineering Workshops, ISSREW 2017
Country/TerritoryFrance
CityToulouse
Period23/10/1726/10/17

Conference

Conference28th IEEE International Symposium on Software Reliability Engineering Workshops, ISSREW 2017
Country/TerritoryFrance
CityToulouse
Period23/10/1726/10/17

Abstract

The use of asserts in code has received increasing attention in the software engineering community in the past few years, even though it has been a recognized programming construct for many decades. A previous empirical study by Casalnuovo showed that methods containing asserts had fewer defects than those that did not. In this paper, we analyze the test classes of two industrial telecom Java systems to lend support to, or refute that finding. We also analyze the physical position of asserts in methods to determine if there is a relationship between assert placement and method defect-proneness. Finally, we explore the role of test method size and the relationship it has with asserts. In terms of the previous study by Casalnuovo, we found only limited evidence to support the earlier results. We did however find that defective methods with one assert tended to be located at significantly lower levels of the class position-wise than non-defective methods. Finally, method size seemed to correlate strongly with asserts, but surprisingly less so when we excluded methods with just one assert. The work described highlights the need for more studies into this aspect of code, one which has strong links with code comprehension.

Bibliographic note

©2017 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.