Home > Research > Publications & Outputs > Layout, performance and power trade-offs in mes...
View graph of relations

Layout, performance and power trade-offs in mesh-based network-on chip architectures.

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSNChapter

Published
Close
Publication date2003
Host publicationProc. IFIP International Conference on VLSI Systems-on-chip
Place of PublicationDarmstadt, Germany
PublisherTechnische Universität Darmstadt, Insitute of Microelectronic Systems
Pages362-366
Number of pages5
ISBN (print)3-901882-17-0
<mark>Original language</mark>English