Home > Research > Publications & Outputs > An area-efficient FFT architecture for OFDM dig...


Text available via DOI:

View graph of relations

An area-efficient FFT architecture for OFDM digital video broadcasting

Research output: Contribution to journalJournal articlepeer-review

<mark>Journal publication date</mark>1/11/2007
<mark>Journal</mark>IEEE Transactions on Consumer Electronics
Issue number4
Number of pages5
Pages (from-to)1322-1326
Publication StatusPublished
<mark>Original language</mark>English


In this paper, a novel high-performance 8k-point fast Fourier transform(DFT) processor architecture for OFDM digital video broadcasting(DVB) is proposed based on a novel radix-8 FFT architecture. Distributed arithmetic(DA) is used to implement the basic 8-point FFTs directly, where the hardware cost of complex multipliers and adders can be greatly reduced. The twiddle multiplications are performed by CORDIC-based twiddle multipliers. The results show that the proposed processor architecture can greatly save the area cost while keeping a high-speed processing speed, which may be attractive for many real-time DVB-T systems.