Home > Research > Publications & Outputs > Energy harvesting power management circuit desi...

Text available via DOI:

View graph of relations

Energy harvesting power management circuit design in 22nm FDSOI technology

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSNConference contribution/Paperpeer-review

Published
Publication date7/05/2018
Host publication2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)
PublisherIEEE
<mark>Original language</mark>English

Abstract

Today, users of existing commercial products expect longer battery life from the electronic products that they use in their daily activities. In addition to this, emerging technologies, especially in the Internet-of-Things domain require very long battery life time to be regarded as useful by their potential users. Energy harvesting methods which are used for extending the battery life or battery-free operation have been long studied by researchers. With the utilization of FD-SOI technology which can significantly reduce the leakage current in the stand-by mode of the electronic devices, more efficient energy harvesting power management integrated circuits can be designed. In this work, we present the design of an energy harvesting circuit which is optimized to benefit from the low leakage current characteristics of FD-SOI transistor.