Home > Research > Publications & Outputs > Enhancing FPGA robustness via generic monitorin...

Links

Text available via DOI:

View graph of relations

Enhancing FPGA robustness via generic monitoring IP cores

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSNConference contribution/Paperpeer-review

Published
  • A. Biedermann
  • T. Piper
  • L. Patzina
  • S. Patzina
  • S.A. Huss
  • A. Schürr
  • Neeraj Suri
Close
NullPointerException

Abstract

Today, state of the art technology allows a very dense integration of embedded HW/SW designs. As a consequence, more errors are introduced in these circuits that have to be observed during run-time. Adding monitors to a design enables the recognition of and the reaction to these threats, but, usually, monitors have to be developed for every individual FPGA design. Our approach provides generic IP cores that permit the monitoring of arbitrary hardware modules. Furthermore, by providing a central monitoring module, statements about the behaviour of the entire system can be made.