Home > Research > Publications & Outputs > Modelling delay and noise in arbitrarily couple...

Research

Electronic data

Links

Text available via DOI:

View graph of relations

Modelling delay and noise in arbitrarily coupled RC trees.

Research output: Contribution to Journal/Magazine › Journal article › peer-review

Published

Standard

Modelling delay and noise in arbitrarily coupled RC trees. / Pamunuwa, Dinesh B.
In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 11, 11.2005, p. 1725-1739.

Research output: Contribution to Journal/Magazine › Journal article › peer-review

Harvard

Pamunuwa, DB 2005, 'Modelling delay and noise in arbitrarily coupled RC trees.', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 11, pp. 1725-1739. https://doi.org/10.1109/TCAD.2005.852279

APA

Pamunuwa, D. B. (2005). Modelling delay and noise in arbitrarily coupled RC trees. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(11), 1725-1739. https://doi.org/10.1109/TCAD.2005.852279

Vancouver

Pamunuwa DB. Modelling delay and noise in arbitrarily coupled RC trees. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2005 Nov;24(11):1725-1739. doi: 10.1109/TCAD.2005.852279

Author

Pamunuwa, Dinesh B. / Modelling delay and noise in arbitrarily coupled RC trees. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2005 ; Vol. 24, No. 11. pp. 1725-1739.

Bibtex

@article{9d91b94ad97a4b82a84fa2e0a9c21a9d,
title = "Modelling delay and noise in arbitrarily coupled RC trees.",
abstract = "Closed-form equations for second-order transfer functions of general arbitrarily coupled resistance-capacitance (RC) trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability and represent the minimum complexity associated with this class of circuits. Their accuracy is extensively compared against other relevant models and is found to be better or comparable to more expensive models. All results are derived from a theoretical approach, and their physical basis is examined. The simplicity, accuracy, and generality of the models make them suitable for use in early signal integrity analyses of complex systems and incremental physical optimization.",
author = "Pamunuwa, {Dinesh B.}",
note = "Solving coupled RC tree circuits very efficiently is one of the most important tasks in the physical design of VLSI circuits. This paper derives a delay model that represents the minimum computational complexity associated with this class of circuits, and hence has the potential to reduce design time in achieving timing closure for multimillion transistor designs. The model was implemented into an experimental tool in collaboration with the Berkeley Research Laboratories of Cadence Design Systems, USA, the biggest company in the world in this field - contact: shauki@gmail.com. RAE_import_type : Journal article RAE_uoa_type : General Engineering",
year = "2005",
month = nov,
doi = "10.1109/TCAD.2005.852279",
language = "English",
volume = "24",
pages = "1725--1739",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

RIS

TY - JOUR

T1 - Modelling delay and noise in arbitrarily coupled RC trees.

AU - Pamunuwa, Dinesh B.

N1 - Solving coupled RC tree circuits very efficiently is one of the most important tasks in the physical design of VLSI circuits. This paper derives a delay model that represents the minimum computational complexity associated with this class of circuits, and hence has the potential to reduce design time in achieving timing closure for multimillion transistor designs. The model was implemented into an experimental tool in collaboration with the Berkeley Research Laboratories of Cadence Design Systems, USA, the biggest company in the world in this field - contact: shauki@gmail.com. RAE_import_type : Journal article RAE_uoa_type : General Engineering

PY - 2005/11

Y1 - 2005/11

N2 - Closed-form equations for second-order transfer functions of general arbitrarily coupled resistance-capacitance (RC) trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability and represent the minimum complexity associated with this class of circuits. Their accuracy is extensively compared against other relevant models and is found to be better or comparable to more expensive models. All results are derived from a theoretical approach, and their physical basis is examined. The simplicity, accuracy, and generality of the models make them suitable for use in early signal integrity analyses of complex systems and incremental physical optimization.

AB - Closed-form equations for second-order transfer functions of general arbitrarily coupled resistance-capacitance (RC) trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability and represent the minimum complexity associated with this class of circuits. Their accuracy is extensively compared against other relevant models and is found to be better or comparable to more expensive models. All results are derived from a theoretical approach, and their physical basis is examined. The simplicity, accuracy, and generality of the models make them suitable for use in early signal integrity analyses of complex systems and incremental physical optimization.

U2 - 10.1109/TCAD.2005.852279

DO - 10.1109/TCAD.2005.852279

M3 - Journal article

VL - 24

SP - 1725

EP - 1739

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 11

ER -