Home > Research > Publications & Outputs > Modelling noise and delay in VLSI circuits.

Electronic data

Links

Text available via DOI:

View graph of relations

Modelling noise and delay in VLSI circuits.

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Published
Close
<mark>Journal publication date</mark>02/2003
<mark>Journal</mark>Electronics Letters
Issue number3
Volume39
Number of pages3
Pages (from-to)269-271
Publication StatusPublished
<mark>Original language</mark>English

Abstract

New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.