Home > Research > Publications & Outputs > Modelling noise and delay in VLSI circuits.

Research

Electronic data

Links

Text available via DOI:

View graph of relations

Modelling noise and delay in VLSI circuits.

Research output: Contribution to Journal/Magazine › Journal article › peer-review

Published

Standard

Modelling noise and delay in VLSI circuits. / Pamunuwa, Dinesh B.; Elassaad, S.; Tenhunen, H.
In: Electronics Letters, Vol. 39, No. 3, 02.2003, p. 269-271.

Research output: Contribution to Journal/Magazine › Journal article › peer-review

Harvard

Pamunuwa, DB, Elassaad, S & Tenhunen, H 2003, 'Modelling noise and delay in VLSI circuits.', Electronics Letters, vol. 39, no. 3, pp. 269-271. https://doi.org/10.1049/el:20030208

APA

Pamunuwa, D. B., Elassaad, S., & Tenhunen, H. (2003). Modelling noise and delay in VLSI circuits. Electronics Letters, 39(3), 269-271. https://doi.org/10.1049/el:20030208

Vancouver

Pamunuwa DB, Elassaad S, Tenhunen H. Modelling noise and delay in VLSI circuits. Electronics Letters. 2003 Feb;39(3):269-271. doi: 10.1049/el:20030208

Author

Pamunuwa, Dinesh B. ; Elassaad, S. ; Tenhunen, H. / Modelling noise and delay in VLSI circuits. In: Electronics Letters. 2003 ; Vol. 39, No. 3. pp. 269-271.

Bibtex

@article{71ef763ae176427c909638e92cb45c01,
title = "Modelling noise and delay in VLSI circuits.",
abstract = "New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.",
author = "Pamunuwa, {Dinesh B.} and S. Elassaad and H. Tenhunen",
year = "2003",
month = feb,
doi = "10.1049/el:20030208",
language = "English",
volume = "39",
pages = "269--271",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "3",

}

RIS

TY - JOUR

T1 - Modelling noise and delay in VLSI circuits.

AU - Pamunuwa, Dinesh B.

AU - Elassaad, S.

AU - Tenhunen, H.

PY - 2003/2

Y1 - 2003/2

N2 - New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.

AB - New models for estimating delay and noise in VLSI circuits, based on closed form expressions for the first and second moment of the impulse response in coupled RC trees are reported. The effect of crosstalk on delay and noise can be accurately estimated with a complexity only marginally higher than the Elmore delay.

U2 - 10.1049/el:20030208

DO - 10.1049/el:20030208

M3 - Journal article

VL - 39

SP - 269

EP - 271

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 3

ER -