Home > Research > Publications & Outputs > Simulations of resonant tunnelling through InAs...

Associated organisational units

Links

Text available via DOI:

View graph of relations

Simulations of resonant tunnelling through InAs/AlSb heterostructures for ULTRARAM™ memory

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Published

Standard

Simulations of resonant tunnelling through InAs/AlSb heterostructures for ULTRARAM™ memory. / Lane, Dominic; Hayne, Manus.
In: Journal of Physics D: Applied Physics, Vol. 54, No. 35, 335104, 22.06.2021.

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Harvard

APA

Vancouver

Lane D, Hayne M. Simulations of resonant tunnelling through InAs/AlSb heterostructures for ULTRARAM™ memory. Journal of Physics D: Applied Physics. 2021 Jun 22;54(35):335104. doi: 10.1088/1361-6463/ac0a09

Author

Bibtex

@article{5d1cba9a9cef4586aa265e8a4d1fcc7c,
title = "Simulations of resonant tunnelling through InAs/AlSb heterostructures for ULTRARAM{\texttrademark} memory",
abstract = "ULTRARAM{\texttrademark} is a III–V semiconductor memory technology which allows non-volatile logic switching at ultra-low energy (per unit area). This is achieved by exploiting triple-barrier resonant tunnelling (TBRT) through a series of InAs/AlSb heterojunctions specifically engineered for this purpose. Electrons tunnelling through the barriers at low bias are trapped in a floating gate, in which the presence or absence of charge defines the memory logic. Here, we report detailed non-equilibrium Green's functions simulations of the InAs/AlSb TBRT heterostructure, which is the principal source of ULTRARAM{\texttrademark}'s extraordinary performance benefits. The effects of variations to the heterostructure layer thickness are investigated for performance optimization, and for assessing growth and process tolerances for commercial implementation on 12'' Si wafers. Trade-offs between power, speed, logic disturbance and data retention time are identified. Importantly, most one monolayer alterations to the tunnelling region show the required characteristics for ULTRARAM{\texttrademark} memory operation, thus some tolerance in any future commercial fabrication process is identified.",
author = "Dominic Lane and Manus Hayne",
year = "2021",
month = jun,
day = "22",
doi = "10.1088/1361-6463/ac0a09",
language = "English",
volume = "54",
journal = "Journal of Physics D: Applied Physics",
issn = "0022-3727",
publisher = "IOP Publishing Ltd",
number = "35",

}

RIS

TY - JOUR

T1 - Simulations of resonant tunnelling through InAs/AlSb heterostructures for ULTRARAM™ memory

AU - Lane, Dominic

AU - Hayne, Manus

PY - 2021/6/22

Y1 - 2021/6/22

N2 - ULTRARAM™ is a III–V semiconductor memory technology which allows non-volatile logic switching at ultra-low energy (per unit area). This is achieved by exploiting triple-barrier resonant tunnelling (TBRT) through a series of InAs/AlSb heterojunctions specifically engineered for this purpose. Electrons tunnelling through the barriers at low bias are trapped in a floating gate, in which the presence or absence of charge defines the memory logic. Here, we report detailed non-equilibrium Green's functions simulations of the InAs/AlSb TBRT heterostructure, which is the principal source of ULTRARAM™'s extraordinary performance benefits. The effects of variations to the heterostructure layer thickness are investigated for performance optimization, and for assessing growth and process tolerances for commercial implementation on 12'' Si wafers. Trade-offs between power, speed, logic disturbance and data retention time are identified. Importantly, most one monolayer alterations to the tunnelling region show the required characteristics for ULTRARAM™ memory operation, thus some tolerance in any future commercial fabrication process is identified.

AB - ULTRARAM™ is a III–V semiconductor memory technology which allows non-volatile logic switching at ultra-low energy (per unit area). This is achieved by exploiting triple-barrier resonant tunnelling (TBRT) through a series of InAs/AlSb heterojunctions specifically engineered for this purpose. Electrons tunnelling through the barriers at low bias are trapped in a floating gate, in which the presence or absence of charge defines the memory logic. Here, we report detailed non-equilibrium Green's functions simulations of the InAs/AlSb TBRT heterostructure, which is the principal source of ULTRARAM™'s extraordinary performance benefits. The effects of variations to the heterostructure layer thickness are investigated for performance optimization, and for assessing growth and process tolerances for commercial implementation on 12'' Si wafers. Trade-offs between power, speed, logic disturbance and data retention time are identified. Importantly, most one monolayer alterations to the tunnelling region show the required characteristics for ULTRARAM™ memory operation, thus some tolerance in any future commercial fabrication process is identified.

U2 - 10.1088/1361-6463/ac0a09

DO - 10.1088/1361-6463/ac0a09

M3 - Journal article

VL - 54

JO - Journal of Physics D: Applied Physics

JF - Journal of Physics D: Applied Physics

SN - 0022-3727

IS - 35

M1 - 335104

ER -