Home > Research > Publications & Outputs > Challenges in chip design for the AGIPD detector

Associated organisational unit

View graph of relations

Challenges in chip design for the AGIPD detector

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Published
  • X. Shi
  • R. Dinapoli
  • B. Henrich
  • A. Mozzanica
  • B. Schmitt
  • R. Mazzocco
  • H. Krüger
  • U. Trunk
  • H. Graafsma
Close
<mark>Journal publication date</mark>11/12/2010
<mark>Journal</mark>Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
Issue number2
Volume624
Number of pages5
Pages (from-to)387-391
Publication StatusPublished
<mark>Original language</mark>English

Abstract

Adaptive Gain Integrating Pixel Detector (AGIPD) is currently under development for the European X-ray Free Electron Laser (XFEL). It is a hybrid pixel detector with a specifically developed readout chip bump bonded to a silicon sensor. The chip is being designed in IBM View the MathML source CMOS technology. This paper is focused on the readout chip design. The main challenges for this chip are: the high dynamic range (1–1.4×104) with single photon sensitivity, the long storage chain (≥200) with a long hold time (99 ms), and the high radiation dose (up to 100 MGy). A charge integrating amplifier with a gain adaptive to the number of incoming photons is combined with a correlated double sampling (CDS) buffer to achieve the required dynamic range and single photon sensitivity. Several techniques are implemented in the storage cell design in order to reduce leakage current and signal-dependent charge injection. Four prototype chips have been designed for testing the performance of the implemented switches, capacitors, amplifiers, storage cells and periphery circuitry. The recently submitted test chip has a 16×16 pixel matrix, 100 storage cells in each pixel and a periphery circuitry for accessing and controlling the pixels and storage cells.