Home > Research > Publications & Outputs > Channel coding for high-speed links

Links

Text available via DOI:

View graph of relations

Channel coding for high-speed links: A systematic look at code performance and system simulation

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Published

Standard

Channel coding for high-speed links: A systematic look at code performance and system simulation. / Blitvic, Natasa; Lee, Maxine; Stojanovic, Vladimir.
In: IEEE Transactions on Advanced Packaging, Vol. 32, No. 2, 19.06.2009, p. 268-279.

Research output: Contribution to Journal/MagazineJournal articlepeer-review

Harvard

Blitvic, N, Lee, M & Stojanovic, V 2009, 'Channel coding for high-speed links: A systematic look at code performance and system simulation', IEEE Transactions on Advanced Packaging, vol. 32, no. 2, pp. 268-279. https://doi.org/10.1109/TADVP.2009.2015283

APA

Vancouver

Blitvic N, Lee M, Stojanovic V. Channel coding for high-speed links: A systematic look at code performance and system simulation. IEEE Transactions on Advanced Packaging. 2009 Jun 19;32(2):268-279. doi: 10.1109/TADVP.2009.2015283

Author

Blitvic, Natasa ; Lee, Maxine ; Stojanovic, Vladimir. / Channel coding for high-speed links : A systematic look at code performance and system simulation. In: IEEE Transactions on Advanced Packaging. 2009 ; Vol. 32, No. 2. pp. 268-279.

Bibtex

@article{65d0bfec612c4c468b03047868a5ff2b,
title = "Channel coding for high-speed links: A systematic look at code performance and system simulation",
abstract = "While channel coding is a standard method of improving a system's energy efficiency in digital communications, its practice does not extend to high-speed links. Increasing demands in network speeds are placing a large burden on the energy efficiency of high-speed links and render the benefit of channel coding for these systems a timely subject. The low error rates of interest and the presence of residual intersymbol interference (ISI) caused by hardware constraints impede the analysis and simulation of coded high-speed links. Focusing on the residual ISI and combined noise as the dominant error mechanisms, this paper analyzes error correlation through concepts of error region, channel signature, and correlation distance. This framework provides a deeper insight into joint error behaviors in high-speed links, extends the range of statistical simulation for coded high-speed links, and provides a case against the use of biased Monte Carlo methods in this setting. Finally, based on a hardware test bed, the performance of standard binary forward error correction and error detection schemes is evaluated, from which recommendations on coding for high-speed links are derived.",
keywords = "Communication systems, Integrated circuit interconnections, Intersymbol interference (ISI)",
author = "Natasa Blitvic and Maxine Lee and Vladimir Stojanovic",
year = "2009",
month = jun,
day = "19",
doi = "10.1109/TADVP.2009.2015283",
language = "English",
volume = "32",
pages = "268--279",
journal = "IEEE Transactions on Advanced Packaging",
issn = "1521-3323",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

RIS

TY - JOUR

T1 - Channel coding for high-speed links

T2 - A systematic look at code performance and system simulation

AU - Blitvic, Natasa

AU - Lee, Maxine

AU - Stojanovic, Vladimir

PY - 2009/6/19

Y1 - 2009/6/19

N2 - While channel coding is a standard method of improving a system's energy efficiency in digital communications, its practice does not extend to high-speed links. Increasing demands in network speeds are placing a large burden on the energy efficiency of high-speed links and render the benefit of channel coding for these systems a timely subject. The low error rates of interest and the presence of residual intersymbol interference (ISI) caused by hardware constraints impede the analysis and simulation of coded high-speed links. Focusing on the residual ISI and combined noise as the dominant error mechanisms, this paper analyzes error correlation through concepts of error region, channel signature, and correlation distance. This framework provides a deeper insight into joint error behaviors in high-speed links, extends the range of statistical simulation for coded high-speed links, and provides a case against the use of biased Monte Carlo methods in this setting. Finally, based on a hardware test bed, the performance of standard binary forward error correction and error detection schemes is evaluated, from which recommendations on coding for high-speed links are derived.

AB - While channel coding is a standard method of improving a system's energy efficiency in digital communications, its practice does not extend to high-speed links. Increasing demands in network speeds are placing a large burden on the energy efficiency of high-speed links and render the benefit of channel coding for these systems a timely subject. The low error rates of interest and the presence of residual intersymbol interference (ISI) caused by hardware constraints impede the analysis and simulation of coded high-speed links. Focusing on the residual ISI and combined noise as the dominant error mechanisms, this paper analyzes error correlation through concepts of error region, channel signature, and correlation distance. This framework provides a deeper insight into joint error behaviors in high-speed links, extends the range of statistical simulation for coded high-speed links, and provides a case against the use of biased Monte Carlo methods in this setting. Finally, based on a hardware test bed, the performance of standard binary forward error correction and error detection schemes is evaluated, from which recommendations on coding for high-speed links are derived.

KW - Communication systems

KW - Integrated circuit interconnections

KW - Intersymbol interference (ISI)

U2 - 10.1109/TADVP.2009.2015283

DO - 10.1109/TADVP.2009.2015283

M3 - Journal article

AN - SCOPUS:67149096282

VL - 32

SP - 268

EP - 279

JO - IEEE Transactions on Advanced Packaging

JF - IEEE Transactions on Advanced Packaging

SN - 1521-3323

IS - 2

ER -