Home > Research > Publications & Outputs > Closed-form equations for through-silicon via (...

Research

Electronic data

View graph of relations

Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs).

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSN › Chapter

Published

Standard

Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). / Weerasekera, Roshan; Pamunuwa, Dinesh B.; Grange, M. et al.
Workshop Notes, Design, Automation and Test in Europe (DATE). Nice, 2009.

Research output: Contribution in Book/Report/Proceedings - With ISBN/ISSN › Chapter

Harvard

Weerasekera, R, Pamunuwa, DB, Grange, M, Tenhunen, H & Zheng, L-R 2009, Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). in Workshop Notes, Design, Automation and Test in Europe (DATE). Nice.

APA

Weerasekera, R., Pamunuwa, D. B., Grange, M., Tenhunen, H., & Zheng, L.-R. (2009). Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). In Workshop Notes, Design, Automation and Test in Europe (DATE)

Vancouver

Weerasekera R, Pamunuwa DB, Grange M, Tenhunen H, Zheng LR. Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). In Workshop Notes, Design, Automation and Test in Europe (DATE). Nice. 2009

Author

Weerasekera, Roshan ; Pamunuwa, Dinesh B. ; Grange, M. et al. / Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). Workshop Notes, Design, Automation and Test in Europe (DATE). Nice, 2009.

Bibtex

@inbook{9af524c67a0c47f4a164cc0f47b2f3f6,
title = "Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs).",
author = "Roshan Weerasekera and Pamunuwa, {Dinesh B.} and M. Grange and Hannu Tenhunen and Li-Rong Zheng",
year = "2009",
language = "English",
booktitle = "Workshop Notes, Design, Automation and Test in Europe (DATE)",

}

RIS

TY - CHAP

T1 - Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs).

AU - Weerasekera, Roshan

AU - Pamunuwa, Dinesh B.

AU - Grange, M.

AU - Tenhunen, Hannu

AU - Zheng, Li-Rong

PY - 2009

Y1 - 2009

M3 - Chapter

BT - Workshop Notes, Design, Automation and Test in Europe (DATE)

CY - Nice

ER -