Home > Research > Publications & Outputs > Voltage noise thermometry in integrated circuit...

Electronic data

  • JAP25-AR-00935

    Rights statement: This is the author’s peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset. PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0268728

    Accepted author manuscript, 814 KB, PDF document

    Available under license: CC BY: Creative Commons Attribution 4.0 International License

Links

Text available via DOI:

View graph of relations

Voltage noise thermometry in integrated circuits at millikelvin temperatures

Research output: Contribution to Journal/MagazineJournal articlepeer-review

E-pub ahead of print
Close
Article number245901
<mark>Journal publication date</mark>28/06/2025
<mark>Journal</mark>Journal of Applied Physics
Issue number24
Volume137
Publication StatusE-pub ahead of print
Early online date23/06/25
<mark>Original language</mark>English

Abstract

This paper demonstrates the use of voltage noise thermometry, with a cross-correlation technique, as a dissipation-free method of thermometry inside a CMOS integrated circuit (IC). We show that this technique exhibits broad agreement with the refrigerator temperature range from 300 mK to 8 K. Furthermore, it shows substantial agreement with both an independent in-IC thermometry technique and a simple thermal model as a function of power dissipation inside the IC. As the device under a test is a resistor, it is feasible to extend this technique by placing many resistors in an IC to monitor the local temperatures, without increasing IC design complexity. This could lead to better understanding of the thermal profile of ICs at cryogenic temperatures. This has its greatest potential application in quantum computing, where the temperature at the cold classical-quantum boundary must be carefully controlled to maintain qubit performance.